

MODULE 1

Chapter 1 : Fundamentals of Microprocessors

1-1 to 1-10

1.1	Basics of Digital Systems	1-1
1.1.1	Analog Signal.....	1-1
1.1.2	Digital Signal.....	1-1
1.2	Basics of Microprocessors	1-1
1.2.1	Some Basic Terms Used in Microprocessors.....	1-1
1.2.2	Microprocessor Characteristics and Functions....	1-2
1.2.2(A)	Functions of a Microprocessor	1-2
1.2.3	Evolution of Microprocessors	1-2
1.2.3(A)	Generations of Microprocessors.....	1-3
1.2.4	Block Diagram of a Microcomputer	1-3
1.2.5	Buses and Memory Accessing.....	1-4
1.2.5(A)	Address Bus	1-4
1.2.5(B)	Data Bus.....	1-5
1.2.5(C)	Control Bus.....	1-5
1.2.6	Block Diagram of a Generic Microprocessor	1-6
1.2.7	Generic ALU (Arithmetic and Logic Unit)	1-7
1.3	8085 Microprocessor.....	1-8
1.3.1	Features of 8085 Microprocessor.....	1-8
1.3.1(A)	Basic Features of 8085	1-8
1.3.1(B)	Special Features of 8085	1-9
1.3.1(C)	Miscellaneous Features of 8085.....	1-9
1.4	Advantages of Microprocessor.....	1-9
1.5	Disadvantages of Microprocessor.....	1-9
1.6	Applications of Microprocessor	1-9
1.7	Comparison between 8085, 8086, 8088, 80186, 80286, 80386 and 80486 Microprocessors.....	1-10
1.8	Exam Pack (Review and University Questions)	1-10

Chapter 2 : The Intel 8086 Architecture

2-1 to 2-15

2.1	Introduction.....	2-1
2.2	Features of 8086.....	2-1
2.2.1	Basic Features of 8086	2-1
2.2.2	Special Features.....	2-1
2.2.3	Miscellaneous Features.....	2-2
2.3	8086 Internal Architecture	2-2
2.3.1	The Execution Unit (EU).....	2-3
2.3.1(A)	Arithmetic Logic Unit (ALU)	2-3
2.3.1(B)	Flag Register	2-3
2.3.1(C)	General Purpose Registers	2-5
2.3.1(D)	Pointer and Index Register.....	2-7
2.3.1(E)	Control Unit and Decoder	2-7
2.3.2	The Bus Interfacing Unit (BIU).....	2-7
2.3.2(A)	The Instruction Queue or Implementation of Pipelining	2-8

2.3.2(B)	Segmentation in 8086.....	2-8
2.4	Pin Definitions.....	2-10
2.5	Memory Banking in 8086	2-13
2.6	Exam Pack (Review and University Questions).....	2-15

Chapter 3 : Operating Modes :

Minimum and Maximum Modes 3-1 to 3-22

3.1	8086 Configurations.....	3-1
3.2	8284 : Clock Generator and Driver.....	3-1
3.2.1	8284 Block Diagram and Pin Configuration.....	3-1
3.2.2	Features of 8284	3-2
3.2.3	Description of Operation of Various Pins	3-3
3.2.4	Interfacing 8284 to 8086.....	3-5
3.3	8282 /8283 : An Octal Latch.....	3-5
3.3.1	Use of External Latches for Address Latching.....	3-6
3.3.2	Pin Diagram of Octal Latch 8282 and 8283	3-6
3.3.3	Features of 8282 / 8283	3-7
3.4	8286 : Octal Bus Transceiver	3-7
3.4.1	Features of 8286	3-9
3.4.2	Demultiplexing Address and Data Bus.....	3-10
3.4.3	Control Bus.....	3-10
3.5	8288 Bus Controller	3-11
3.5.1	Internal Block Diagram and Pin Diagram.....	3-11
3.5.2	Command and Control Logic.....	3-13
3.5.3	I/O Bus Mode	3-14
3.5.4	Control Outputs.....	3-14
3.5.5	Interfacing of 8288 to 8086.....	3-15
3.5.6	Features of 8288 Bus Controller	3-15
3.6	8086 Timing Diagrams.....	3-16
3.6.1	T-State	3-16
3.6.2	A Machine Cycle.....	3-16
3.6.3	Instruction Cycle	3-16
3.7	Read Machine Cycle of 8086 (Minimum Mode).....	3-16
3.8	8086 Write Machine Cycle in the Minimum Mode.....	3-18
3.9	Functioning of 8086 in Minimum Mode.....	3-18
3.10	Functioning of 8086 in Maximum Mode	3-19
3.10.1	Comparison between Maximum Mode and Minimum Mode.....	3-20
3.11	Maximum Mode Read/Write Cycle.....	3-21
3.12	Exam Pack (Review and University Questions).....	3-21

MODULE 2

Chapter 4 : 8086 Instruction Set 4-1 to 4-68

4.1	Programmer's Model of 8086	4-1
4.2	Addressing Modes	4-2
4.2.1	Register Addressing Mode	4-3
4.2.2	Immediate Operand Addressing Mode	4-3
4.2.3	Memory Addressing Modes	4-3
4.2.4	String Addressing Mode	4-6
4.2.5	I/O Addressing Mode in 8086	4-6
4.2.6	Implied Addressing Mode	4-6
4.3	Segment Override Prefix	4-6
4.4	Instruction Set of 8086	4-6
4.5	Data Transfer Group	4-7
4.5.1	General Purpose Data Transfer Group	4-8
4.5.1(A)	MOV : Copy a Word or a Byte	4-8
4.5.1(B)	PUSH : Push Word onto Stack	4-13
4.5.1(C)	POP : Pop Word off Stack	4-14
4.5.1(D)	XCHG : Exchange byte or word	4-14
4.5.1(E)	XLAT : Translate or Replace Byte	4-15
4.5.2	Input / Output	4-15
4.5.3	Address Object	4-16
4.5.4	Flag Instructions (Flag Transfer)	4-18
4.6	Arithmetic Instructions	4-20
4.6.1	Addition	4-22
4.6.2	Subtraction	4-27
4.6.3	Multiplication	4-34
4.6.4	Division Instruction	4-35
4.7	Bit Manipulation Instructions	4-39
4.7.1	Logical Group	4-40
4.7.2	Shifts	4-43
4.7.3	Rotates	4-45
4.8	Processor Control Instruction	4-47
4.8.1	Flag Operations	4-48
4.8.2	NOP	4-50
4.8.3	External Synchronisation	4-50
4.9	Program Transfer Group	4-52
4.9.1	Unconditional Transfers	4-54
4.9.2	Conditional Transfers	4-56
4.9.3	Iteration Control Instructions	4-57
4.9.4	Interrupts	4-58
4.10	String Instructions Group	4-60
4.11	Exam Pack (Review and University Questions)	4-67

Chapter 5 : Assembly Language Programming

5-1 to 5-28

5.1	Assembly Language Program Development Tools	5-1
5.1.1	Editor	5-1
5.1.2	Assembler	5-1
5.1.3	Linker	5-1

5.1.4	Locator	5-1
5.1.5	Debugger	5-1
5.1.6	Emulator	5-1
5.2	Assembly Language Structure	5-2
5.3	Assembler Directives	5-2
5.4	Structured Programming	5-4
5.5	Exam Pack (Review and University Questions)	5-27

Chapter 6 : Stacks and Subroutines 6-1 to 6-16

6.1	Introduction to Stack	6-1
6.2	Procedures	6-1
6.3	Parameter Passing	6-2
6.3.1	Passing Parameters to and from Procedures	6-5
6.3.2	Re-entrant and Recursive Procedures	6-7
6.4	Macros	6-7
6.4.1	Comparison of Procedure and Macro	6-9
6.5	Timing and Delay Loops	6-9
6.5.1	Disadvantage of Software Delay	6-10
6.6	Mixed Language Programming using Assembly and C	6-11
6.7	Programming based on DOS and BIOS Interrupts (INT 21H,INT 10H)	6-12
6.8	Exam Pack (Review and University Questions)	6-16

MODULE 1

Chapter 7 : 8086 Interrupt Structure 7-1 to 7-10

7.1	8086 Interrupt Structure	7-1
7.2	Software Interrupts	7-2
7.3	Interrupt Service Routines	7-2
7.3.1	Servicing of Interrupts by 8086 Microprocessor	7-2
7.4	Interrupt Vector Table (IVT)	7-3
7.5	Dedicated Interrupts	7-4
7.6	Hardware Interrupts	7-6
7.7	Interrupt Procedure	7-9
7.8	Priority of 8086 Interrupts	7-9
7.9	Exam Pack (Review and University Questions)	7-10

MODULE 3

Chapter 8 : IC8259 Programmable Interrupt Controller

8-1 to 8-16

8.1	Polling and Interrupts	8-1
8.2	8259A Programmable Interrupt Controller	8-2
8.2.1	Features of 8259A	8-2
8.3	8259 Block Diagram	8-2
8.4	Pin Configuration of 8259	8-3
8.5	Priority Modes	8-5



8.5.1	End Of Interrupt (EOI).....	8-6
8.5.2	Dealing with noise on the interrupt request pin.....	8-6
8.5.3	Operating Modes.....	8-8
8.6	Programming the 8259A.....	8-8
8.6.1	Formats of Initialization Control Words (ICWs) and Operational Control Words (OCWs).....	8-8
8.6.1(A)	ICW1.....	8-9
8.6.1(B)	ICW2.....	8-9
8.6.1(C)	ICW3.....	8-9
8.6.1(D)	ICW4.....	8-10
8.6.1(E)	OCW1.....	8-11
8.6.1(F)	OCW2.....	8-11
8.6.1(G)	OCW3.....	8-12
8.7	Interfacing 8259 with 8086.....	8-14
8.7.1	Interfacing 8259 in Cascaded Mode.....	8-15
8.8	Exam Pack (Review and University Questions).....	8-15

Chapter 9 : IC8255 Programmable Peripheral Interface 9-1 to 9-17

9.1	8255.....	9-1
9.1.1	Features of 8255.....	9-1
9.2	Pin Configuration of 8255.....	9-1
9.3	8255 Programmable Peripheral Interface(PPI) Functional Block Diagram.....	9-3
9.4	8255 Operating Modes.....	9-4
9.4.1	BSR Mode.....	9-4
9.4.2	I/O Modes.....	9-5
9.5	I/O Operating Modes.....	9-6
9.5.1	Mode 0 (Simple Input / Output Mode).....	9-6
9.5.2	Mode 1 (Strobed I/O).....	9-7
9.5.3	Mode 2 - Strobed Bi-directional I/O.....	9-9
9.6	Applications using 8255 Chip.....	9-11
9.6.1	Matrix Type Keyboard.....	9-11
9.6.2	Software Techniques.....	9-11
9.7	Interfacing 8255 with 8086.....	9-12
9.8	Design Problems.....	9-13
9.9	Temperature Controller using 8086.....	9-16
9.10	Exam Pack (Review and University Questions).....	9-17

Chapter 10 : IC8257 Direct Memory Access Controller (DMAC) 10-1 to 10-15

10.1	Introduction.....	10-1
10.1.1	DMA Controller: Data Transfer Modes.....	10-2
10.1.1(A)	Burst or Block Transfer DMA.....	10-2
10.1.1(B)	Cycle Steal or Single Byte Transfer DMA.....	10-2
10.1.1(C)	Transparent or Hidden DMA Transfer.....	10-3

10.2	Programmable DMA Controller 8257.....	10-3
10.2.1	Comparison between Slave and Master Mode.....	10-3
10.3	Pin Configuration of 8257.....	10-3
10.4	8257 Block Diagram.....	10-5
10.5	Operating Modes of 8257.....	10-9
10.6	8257 DMA Operation State Diagram.....	10-11
10.7	8257 Interfacing.....	10-14
10.8	Exam Pack (Review and University Questions).....	10-15

Chapter 11 : Interfacing Memory to 8086 11-1 to 11-33

11.1	8086 Interfacing to External Memory.....	11-1
11.2	Interfacing Examples.....	11-1
11.3	Decoding Techniques.....	11-9
11.3.1	Address Decoding Techniques.....	11-10
11.3.2	Comparison between Full Address Decoding and Partial Address Decoding.....	11-11
11.4	DRAM.....	11-11
11.4.1	Difference between SRAM and DRAM.....	11-13
11.5	Memory Mapped I/O and I/O Mapped I/O.....	11-13
11.6	Exam Pack (Review and University Questions).....	11-32

MODULE 4

Chapter 12 : Intel 80386DX Processor 12-1 to 12-28

12.1	Introduction to the Evolution of Intel Processors.....	12-1
12.2	Detailed Study of the 80386DX Block Diagram.....	12-1
12.2.1	Architecture of 80386 DX.....	12-2
12.3	Registers of 80386/ Pentium.....	12-3
12.3.1	General Purpose Registers.....	12-4
12.3.2	Instruction Pointer.....	12-5
12.3.3	EFLAGS Register.....	12-5
12.3.4	Segment Registers.....	12-7
12.3.5	Memory Management Registers.....	12-7
12.3.6	Control Registers.....	12-7
12.3.7	Debug Registers.....	12-9
12.4	Processing Modes of 80386.....	12-11
12.4.1	Difference between Real Mode, Protected Mode and Virtual 8086 Mode of Microprocessor.....	12-11
12.5	Real and Virtual Mode.....	12-12
12.5.1	Addressing in Real Mode.....	12-13
12.6	Protection Mode.....	12-15
12.6.1	Protection Mechanism.....	12-15
12.6.2	Memory Management/Address Translation Mechanism in Protected Mode.....	12-18
12.6.3	Segmentation in Protection Mode.....	12-18



12.6.3(A)	Structure of Descriptor.....	12-19
12.6.3(B)	Accessing Global Memory Location using Global Descriptor Table.....	12-20
12.6.3(C)	Accessing Local Memory Location using Local Descriptor Table.....	12-21
12.6.4	Implementation of Paging in Protected Mode.....	12-22
12.6.5	Five Mechanisms of Protection Implementation in 80386.....	12-24
12.6.6	Task Management.....	12-25
12.6.7	Difference between Real Mode and Protected Mode of X86 Family.....	12-26
12.7	Exam Pack (Review and University Questions).....	12-27

MODULE 5**Chapter 13 : Pentium Processors 13-1 to 13-26**

13.1	Specialties of Pentium Processors.....	13-1
13.2	Pentium Processor Block Diagram.....	13-2
13.3	Cache Basics.....	13-4
13.3.1	Cache Operation.....	13-4
13.3.2	Principles of Locality.....	13-5
13.3.3	Cache Performance.....	13-6
13.3.4	Cache Architectures.....	13-6
13.3.5	Cache Consistency (also known as cache coherency).....	13-8
13.3.6	Write Policy.....	13-8
13.3.6(A)	Write-Through Cache Designs.....	13-9
13.3.6(B)	Buffered or Posted Write-Through Designs.....	13-9
13.3.6(C)	Write-Back Cache Designs.....	13-10
13.4	The MESI Model.....	13-10
13.5	Code Cache Organization and Operation.....	13-11
13.5.1	Line Storage Algorithm.....	13-12
13.5.2	Inquire Cycles.....	13-13
13.5.3	Split Line Access.....	13-13
13.6	Data Cache.....	13-14
13.6.1	L1 Data Cache Structure.....	13-14

13.7	Write Buffers.....	13-16
13.8	Superscalar Operation.....	13-17
13.9	Integer Pipelining Stages.....	13-18
13.9.1	Instruction Pairability Mechanism or Instruction Pairing Rules.....	13-19
13.9.1(A)	Register Contention.....	13-20
13.10	Floating Point Pipeline Stages.....	13-22
13.10.1	Floating Point Instruction Pairing).....	13-23
13.11	Branch Prediction Logic.....	13-23
13.12	Exam Pack (Review and University Questions).....	13-25

MODULE 6**Chapter 14 : Pentium 4 Processors 14-1 to 14-15**

14.1	Pentium Pro Processor.....	14-1
14.1.1	Internal Structure of the Pentium Pro Processor.....	14-1
14.1.2	Pentium Pro Internal Memory System.....	14-2
14.1.3	Special Pentium Pro Features.....	14-2
14.2	Pentium MMX.....	14-2
14.2.1	Block Diagram of Pentium MMX.....	14-3
14.3	Pentium 2 Processor.....	14-4
14.3.1	The Memory system of Pentium II Processor.....	14-5
14.3.2	Pentium II Software Changes.....	14-5
14.4	Pentium 3.....	14-5
14.4.1	Internal Block Diagram of Pentium 2 and 3.....	14-7
14.5	Pentium Pro Processor.....	14-8
14.6	Pentium-4 NetBurst Architecture.....	14-10
14.6.1	Features of Pentium-4 processor.....	14-10
14.6.2	Pentium 4 Architecture.....	14-11
14.6.3	Pipelining in Pentium 4.....	14-14
14.7	Exam Pack (Review and University Questions).....	14-15
	• Lab Manual	L-1 to L-13

